#

ddr

Here are 3 public repositories matching this topic...

adibis / DDR2_Controller

DDR2 memory controller written in Verilog

ddr verilog hdl verilog-project

UpdatedFeb 28, 2012
Verilog

Elphel / eddr3

mirror of https://git.elphel.com/Elphel/eddr3

fpga zynq ddr verilog xilinx open-core ddr3 memory-controller

UpdatedOct 16, 2017
Verilog

DOUDIU / AXIS-AXI4-AXIS

This project is designed to delay the output of the video stream in AXI-STREAM format.

fpga ddr axi-stream axi-full

UpdatedJul 14, 2024
Verilog

Improve this page

Add a description, image, and links to the ddr topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the ddr topic, visit your repo's landing page and select "manage topics."